Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Analysis of 8T full adder using 77nm Technology

Manisha Agnihotri, Dipti Bichwe

Abstract


The 8T full adder design has been proposed in this paper. The proposed design is based on 77nm technology. The power consumption by this design is reduced due to less number of transistor count and efficient area is also get reduced by this proposed design. The design is simulated with the help of Tanner tool. The simulation results are compared with the conventional full adder design in terms of power consumption, area, time delay and power delay product parameters.

Full Text:

PDF

References


Manoj Kumar, Sandeep K. Arya, and Sujata Pandey, A New Low Power Single Bit Full Adder Design with 14 Transistors using Novel 3 Transistors XOR Gate, International Journal of Modeling and Optimization, Vol. 2, No. 4, August 2012.

Y. Leblebici and S.M. Kang, CMOS Digital Digital Integrated Circuits, Singapore: Mc Graw Hill, India, 2nd edition, 1999.

R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997.

N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A System Perspective, Addison-Wesley, 1993.




DOI: https://doi.org/10.37628/jvdt.v2i2.361

Refbacks

  • There are currently no refbacks.