Analysis of Device Parameters Variation on SRAM Cell for High Performance Memory Design
Abstract
Full Text:
PDFReferences
Bowman, K., et al. Impact of die-to-die and within die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-state Circuits. 2002; 37(2): 183–90p.
Borkar S., et al. Parameter variations and impact on circuits and microarchitecture. ACWIEEE DAC. 2003; 338–42p.
Karnik T. De T. Borkar S. Statistical design for variation tolerance: key to continued moore’s law. Int. Conference on Integrated Circuit Design and Technology. 2004.
Keyes R. W. The effect of randomness in the distribution of impurity atoms on FET threshold. App. Phys. 1975; 8: 251–9p.
Mizuno T., Okamura J., Toriumi A. Experimental study of threshold voltage fluctuations using an 8K MOSFET array. In Proc. Symp. VLSI Tech.1993; 41–2p.
Tang X. De V. Meindl J.D. Intrinsic MOSFET parameter fluctuations due to random dopant placement. IEEE Trans. VLSI Syst. 1997; 5: 369–76p.
Burnett D., Erington K., Subramanian C. et al. Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits. In Proc. Symp. VLSI Tech. 1994 June. 15–16p.
Seevinck E., List F., Lohstroh J. Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits.1987; SC-22: 748–54p.
Rusu S., Tam S., Muljono H. et al. A 65-nm dual-core multithreaded xeon processor with 16-MB L3 cache. IEEE J. Solid-State Circuits. 42(1): 17–25p.
Rabaey J. Digital Integrated Circuits (A Design Perspective). Englewood Cliffs, NJ: Prentice-Hall, 1996
Refbacks
- There are currently no refbacks.