Design of High Speed Parallel Prefix Adder Using Triple Carry Operator
Abstract
Full Text:
PDFReferences
Shilpa, K.C., Shwetha, M., Geetha, B.C., Lohitha, D.M. and Pramod, NV"Performance analysis of parallel prefix adder for datapath VLSI design." 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT). IEEE, 2018.
Sudheer Kumar Yezerla, and B. RajendraNaik. "Design and Estimation of delay, power and area for Parallel prefix adders." 2014 Recent Advances in Engineering and Computational Sciences (RAECS). IEEE, 2014.
Giorgos Dimitrakopoulos, and Dimitris Nikolos. "High-speed parallel-prefix VLSI Ling adders." IEEE Transactions on Computers 54.2 (2005).
Garima Thakur, Harsh Sohal, and Shruti Jain. "Design and Analysis of High-Speed Parallel Prefix Adder for Digital Circuit Design Applications." 2020 International Conference on Computational Performance Evaluation (ComPE). IEEE, 2020.
Ibrahim Marouf, Mohammed Mosab Asad, Ahmad Bakhuraibah, and Qasem Abu Al-Haija. "Cost analysis study of variable parallel prefix adders using Altera cyclone IV FPGA kit." 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA). IEEE, 2017.
Ravi Payal, Mahima Goel, and Prachi Manglik. "Design and implementation of parallel prefix adder for improving the performance of carry look-ahead adder." International Journal of Engineering Research and Technology (IJERT) 4 (2015)
San, Aung Myo, and Alexey N. Yakunin. "Reducing the hardware complexity of a parallel prefix adder." 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus). IEEE, 2018.
Juang, Tso-Bing, Pramod Kumar Meher, and Chung-Chun Kuan. "Area-efficient parallel-prefix Ling adders." 2010 IEEE Asia Pacific Conference on Circuits and Systems. IEEE, 2010.
Sudhakar, Sreenivaas Muthyala, Kumar P. Chidambaram, and Earl E. Swartzlander. "Hybrid Han-Carlson adder." 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2012.
Gedam, Swapna, Pravin Zode, and Pradnya Zode. "FPGA implementation of hybrid Han-Carlson adder." 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS). IEEE, 2014.
Daphni, S., and KS Vijula Grace. "A review analysis of parallel prefix adders for better performance in VLSI applications." 2017 IEEE International Conference on Circuits and Systems (ICCS). IEEE, 2017.
Harish, Basavoju, K. Sivani, and M. S. S. Rukmini. "Design and performance comparison among various types of adder topologies." 2019 3rd international conference on computing methodologies and communication (ICCMC). IEEE, 2019.
Raju, Aradhana. "Parallel prefix adders—A comparative study for fastest response." 2016 International Conference on Communication and Electronics Systems (ICCES). IEEE, 2016.
Parhami, Behrooz. Computer arithmetic. Vol. 20. No. 00. Oxford university press, 2010.
Padmanabhan, Tattamangalam R., and B. Bala Tripura Sundari. Design Through Verilog HDL. John Wiley & Sons, 2003.
Refbacks
- There are currently no refbacks.