Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Simulation of UART Communication Module using Different Approach

Teerth Patel, Usha Mehta

Abstract


Various Microcontrollers, microprocessors, and many other devices used different types of communication methods to send and receive data. For this purpose, they used different types of communication protocols according to their requirement. UART stands for Universal Asynchronous Receiver and Transmitter is a serial communication protocol that is ideal to be used between short distances for transmitting and receiving data where cost needs to be reduced by trading off with speed. This paper is focused on the design of the UART module which includes a Baud Rate Generator, Receiver, and Transmitter. The HDL code for design is written in Verilog HDL. The Synthesis and Simulation of the design were done in Xilinx Vivado 2020.2.


Full Text:

PDF

References


A. K. Gupta, A. Raman, N. Kumar and R. Ranjan, "Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)," 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), 2020, pp. 295-300, doi: 10.1109/SPIN48934.2020.9070856.

U. Nanda and S. K. Pattnaik, "Universal Asynchronous Receiver and Transmitter (UART)," 2016 3rd International Conference on Advanced Computing and Communication Systems (ICACCS), 2016, pp. 1-5, doi: 10.1109/ICACCS.2016.7586376.

N. Patel, V. Patel and V. Patel, "VHDL Implementation of UART with Status Register," 2012 International Conference on Communication Systems and Network Technologies, 2012, pp. 750-754, doi: 10.1109/CSNT.2012.164.

Y. Wang and K. Song, "A new approach to realize UART," Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology, 2011, pp. 2749-2752, doi: 10.1109/EMEIT.2011.6023602.

Y. -y. Fang and X. -j. Chen, "Design and Simulation of UART Serial Communication Module Based on VHDL," 2011 3rd International Workshop on Intelligent Systems and Applications, 2011, pp. 1-4,

Venkataramana B, Srikanth Reddy P, Kishore Kumar P, and Sivasankaran K, “ASIC Implementation of Universal Asynchronous Receiver and Transmitter using 45nm Technology,” Int. J. of Eng. and Technol. (IJET), 2013. 5(3), pp. 2765-2770

Keshav Kumar, Amanpreet Kaur, and Ramkumar K.R., “Effective Data Transmission with UART on Kintex-7 FPGA”, 12th Int. Conf. on Computational Intelligence and Communication Networks, Bhimtal, 25 - 26 Sep. 2020, pp. 492-497. DOI: 10.1109/CICN.2020.88.

Keshav Kumar, Srishti Priya Chaturvedi, Bishwajeet Pandey, and Rajina R.Mohamed, “Frequency Scaled Green Data Flip Flop on Different Nanometer Technology Based FPGA,” Gyancity J. of Electronics and Computer Science, 2019 4(1), pp. 1-7. DOI: 10.21058/gjecs.2019.41001

Keshav Kumar, Shabeer Ahmad, Bishwajeet Pandey, Amit K Pandit, Deepa Singh and Akbar Hussain D.M “Power Efficient Frequency Scaled and Thermal-Aware Control Unit Design on FPGA,” Int. J. of Innovative Technology and Exploring Engineering (IJITEE), 2019, 8(9 Special Issue 2), pp. 530-533.




DOI: https://doi.org/10.37628/jdcas.v7i2.1660

Refbacks

  • There are currently no refbacks.