Open Access Open Access  Restricted Access Subscription or Fee Access

A 10-bit Pipeline ADC with Background Calibration and Digital Correction

Prof. S. I. Bakhtar, Dr. S. S. Dalu

Abstract


ABSTRACT

Analog-to-digital converter play a vital role in communication systems and signal processing. This paper describes 10-bit pipeline analog to digital convertor with background calibration and digital correction. The proposed ADC achieves low power, high resolution and high-speed operation due to efficient design of a low power high performance operational amplifier for the pipeline stages.

 Keywords: Pipeline ADC, 10-bit, low power, pipeline, op-amps

Cite this Article: S. I. Bakhtar, S. S. Dalu. A 10-bit Pipeline ADC with Background Calibration and Digital Correction. International Journal Digital Communication and Analog Signals. 2019; 5(2): 31–36p.


Full Text:

PDF

References


K. Honda, M. Furuta and S. Kawahito “A low-power low-voltage 10-bit 100-MSample/s pipeline A/D converter using capacitance coupling techniques,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp.757 – 765, Apr. 2007.

K. Gulati and H.-S. Lee, “A low-power reconfigurable analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1900–1911, Dec. 2001.

Ms. Rita, M. Shende, P. R. Gumble, ‘’Low Power High Speed 4 Bit Resolution Pipeline ADC Design in Submicron CMOS Technology’’, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 1, January 2013, Page | 189

“Design and implementation of low power 12bit 100MS/S pipelined ADC using open loop residuevamplification” , Appa Rao M., Dr. Ramana Reddy P.vand Cyril Prasanna Raj P. Global Journal of Researches in Engineering, Electrical and Electronics Engineering, Vol:12 Issue:11 Version 1.0.PP(1-9), Year 2012.

K. Honda, M. Furuta, “A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques”, IEEE Journal of solid state circuits, Vol.42, No. 4, PP 757 – 765, December 2007.

Jipeng Li and Un-Ku Moon, “A 1.8V 67mW 10bit 100 M/S Pipelined ADC using time shifted CDS technique,” IEEE J solid state circuits,vol 39(9), pp. 1468-1476, September 2004.

L. Bos, G. Vandersteen, J. Ryckaert, P. Rombouts, Y. Rolain, and G. van der Plas, “A multirate 3.4-to-6.8 mW 85-to-66 dB DR GSM/Bluetooth/ UMTS cascade DT in 90 nm digital CMOS,” in ISSCC Dig. Tech. Papers, ISBN: 978-1-4244-3458-9, Feb. 2009, pp. 176–177, San Francisco, CA, USA.

M. Taherzadeh-Sani and A. A. Hamoui, “Digital background calibration of capacitor-mismatch errors in pipelined ADCs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 966–970, Sep. 2006.

S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, and A. van Roermund, “A 1.2 V 121- Mode CT modulator for wireless receivers in 90 nm CMOS,” in ISSCC Dig. Tech. Papers, Feb. 2007, DOI: 10.1109/ISSCC.2007.373384, pp. 242–243, San Francisco, CA, USA.

J. Li and U. Moon, “A background calibration techniques for multistage pipelined ADCs with digital redundancy,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 531–538, Sep. 2003.

K. Gulati, and L. Hae-Seung, “A Low-Power Reconfigurable Analog-to-Digital Converter”, in IEEE J. of Solid-State Circuits, vol. 36, issue 12, pp. 1900 – 1911, 2001.

Y. Fujimoto, Y. Kanazawa, P. Lore, and M. Miyamoto, “An 80/100 MS/s 76.3/70.1 dB SNDR ADC for digital TV receivers,” in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 76–77.

M. Vadipour, C. Chen, A. Yazdi, M. Nariman, T. Li, P. Kilcoyne, and H. Darabi, “A 2.1 mW/3.2 mW delay-compensated GSM/WCDMA sigma-delta analog-digital converter,” in Symp. VLSI Circuits Dig.Tech. Papers, 2008, pp. 180–181, DOI: 10.1109/VLSIC.2008.4585998, Honolulu, HI, USA.




DOI: https://doi.org/10.37628/jdcas.v5i2.1216

Refbacks

  • There are currently no refbacks.